VLSI Architecture for Hierarchical Temporal Memory

Wim J. C. Melis and Michitaka Kameyama
Graduate School of Information Sciences, Tohoku University
6-6-05, Aoba, Aramaki, Aoba-ku, Sendai 980-8579, Japan

Abstract: A large number of real world applications, such as image recognition and understanding, can still not be performed easily by conventional algorithms in comparison with the human brain. Implementing applications that require such intelligence, might therefore require a different approach, for which Hierarchical Temporal Memory (HTM) seems a promising framework. Currently HTM exists as a software model. However, this software implementation has its performance limitations and a distinct learning and operating mode. This paper proposes a possible architecture for VLSI implementation that also allows learning during normal operation.